Amar Bouali

نویسندگان

  • Amar Bouali
  • Annie Ressouche
  • Valérie Roy
  • Robert de Simone
چکیده

We describe a set of modular extensions to our Auto/Graph veriication toolset for networks of communicating processes. These software additions operate from a common le exchange format for automata and networks, called fc2. Tool functionalities comprise graphical depiction of objects, global model construction from hierarchical descriptions, varr ious types of model reductions and of veriication of simple modal properties by observers, counterexample production and visualisation. We illustrate typical veriication sessions conn ducted on usual academic examples: dining philosophers, mutual exclusion algorithms and round-robin schedulers. Based on previous experience of drastic state explosion problems we aim here at eeciency in implementation. We use both explicit representation techniques and implicit techniques such as BDDs, with functional overlap at places. RRsumm : On ddcrit un ensemble d'extensions modulaires nos systtmes Auto/Graph de vriication des rrseaux de processus communicants. Ces nouveaux logiciels oprent sur la base d'un format commun d''change pour les automates et les rrseaux, appell fc2. Les fonctionnalitts de ces outils comprennent la description graphique d'objets, la construction de moddle global depuis des description hiirarchiques, plusieurs types de rrductions de moddle et de vriication de propriitts modales simples par observateurs, la production et la visualisation de contre-exemples. On illustre des sessions de vriication conduites sur des exemples acaddmiques classiques: le probllme du ddner des philosophes, des algorithmes d'exclusion mutuels et les schedulers round-robinn. Bass sur les expriences prrccdentes se heurtant au probllme de l'explosion de l'espace d''tats, nous avons pour but ici une implantation eecace. Nous utilisons deux modes de reprrsentation, explicite et implicite par BDDs, en ayant une redondance des fonctionnalitts dans chaque mode. Systems of communicating and synchronising entities are usually hard to specify in a correct fashion, due to problems of distributed control and parallelism. In the last decade a number of veriication softwares were implemented to provide computer assistance in the design and correctness checking of such system descriptions, and used to study distributed algorithms, protocols and embedded systems. Most commonly these toolsets are based on nite state modeling of underlying global conngurations, and graph-theoretic algorithms. Our pioneering Auto/Graph toolset was exploring the power of so-called proof-byre -ductionn techniques, where methods for compositional reductions of nite state structures try to suppress as much as possible the combinatorial explosion problem. Functions such as state quotient (with respect to behavioural equivalences), behavioural abstraction or context ltering were at the heart of the system, in addition to graphical or textual process …

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Methodology for SoC Top-Level Validation using Esterel Studio

In this paper, we suggest a methodological framework addressing the System on Chip top-level validation. Our systematic approach works on a powerful abstraction of IP blocks called transactional model. We state the transactional modeling “philosophy”, its benefits, and its limitations. The methodology is illustrated step by step on a simplified example. Its effective implementation is realized ...

متن کامل

Symbolic Bisimulation Minimisation

We adapt the Coarsest Partition Reenement algorithm to its computation using the speciic data structures of Binary Decision Diagrams. This allows to generate symbolically the set of equivalence classes of a nite automaton with respect to bisim-ulation, without constructing the automaton itself. These equivalence classes represent of course the (new) states of the canonical minimal automaton bis...

متن کامل

State Abstraction Techniques for the Verification of Reactive Circuits

Several techniques for formal verification of synchronous circuits depend on the computation of the reachable state space (RSS) of the circuit. Computing the exact RSS may be prohibitively expensive. In order to simplify the computation, the exact RSS can be replaced by an over-approximation of it, called the ORSS. The resulting verification computation will be conservative, and the larger the ...

متن کامل

The Integration Project for the JACK

JACK, standing for Just Another Concurrency Kit, is a new environment integrating a set of veriication tools, supported by a graphical interface ooering facilities to use these tools separately or in combination. The environment proposes several functionalities for the design, analysis and veriication of concurrent systems speciied using process algebra. Tools exchange information through a tex...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1996